test set T, for the circuit. The only test for F = {ll /0} is Xa = 10 101, hence X. E TI,. The only test for F2 = {12 /11 is also X.. It happens that F1 masks F2 under Xa and F2 masks F, under Xa. The test Xb = 10 100 detects F3 = {13 /1), and we place Xb in T,. The test Xb is also the only test for F4 = F, u F2 = {l /0, 12/11. Tests for the remaining single faults can be found and added to T, in any fashion.
II. DISCUSSION AND THEOREM
We are now ready to explore masking relationships that lead to undetectable multiple faults under a test set. We begin by discussing relationships given in the literature. These relationships are examined in terms of the circuit and test set Ti, just given.
In the last paragraph of [1, p. Fig. 2(b) shows the masking relations for our example using the notation of [2] . Although [2] discusses all-NAND networks, the circuit in Fig. 1 can be transformed to an all-NAND network, and faults equivalent to Xl, X2, and X can be found which have the same masking relationships under T, as those given above.
Another incorrect statement on sufficient conditions for multiple fault undetectability appears in [3] and is pointed out in [4] . Wormald' assumed, as have several others [1] , that a Schmitt trigger circuit will "standardize" any input waveform and thus can be used as part of a flip-flop circuit to provide a circuit which has no anomalous behavior, regardless of the input signal timing. The above assumption is simply not true; and as a result, even flip-flops which incorporate Schmitt trigger circuits have anomalous behavior under some input conditions which must exist when flip-flops are used in arbiters, synchronizers, or interlock. circuits.
Before examining Wormald's circuit in particular, consider that regardless of how the flip-flop circuit is arranged, with or without Schmitt trigger circuit stages, using current steering (ECL), or using cross-tied logic gates (TTL), the result is an element that functions as a flip-flop in response to nonmarginal input conditions. A proof has been developed, based upon dynamical systems theory, that every device that has at least two stable equilibrium states, regardless of how the devices are made (electrical, mechanical, fluidics, whatever), must have at least one region of anomalous behayior [2] , [3] . In order to show some of the anomalous behavior modes of Schmitt trigger circuits, the two circuits proposed by Wormald were constructed in TTL and tested. Rather than using an integrated circuit Schmitt trigger circuit, a Schmitt trigger circuit was created using a 7408 TTL "AND" gate to more clearly illustrate the circuit implementation. The circuit similar to Wormald's Fig. 1(b) 5 that was tested is shown in Fig. 1 and the circuit similar to Wormald's Fig. 1(c)1 is shown in Fig. 2 . These circuits were constructed with line lengths minimized and the power supply lines well bypassed (Fig. 3) .
The response of the Fig. 1 circuit to inputs with carefully adjusted timing is shown in Fig. 4 . The output waveform was the same with and without the diode network shown in Fig. 1 . For comparison, the Schmitt trigger section was removed (pin 8 of the 7400 was connected directly to pin 12 of the 7400) and the photograph shown in Fig. 5 sweep rate. Note that the presence of the Schmitt trigger section significantly degrades the synchronization performance of the flip-flop. The circuit of Fig. 1 was also tested by applying a negative-going marginal pulse to the set (S) input, after resetting, and the resulting output was the same as shown in Fig. 4 .
The response of the Fig. 2 circuit is shown in Fig. 6 . Here again the output can oscillate several times before settling. A TTL Schmitt trigger integrated circuit, the 7413, had been previously tested in a circuit somewhat like Fig. 2 to measure the probability the Schmitt trigger was unresolved as a function of the time waited before sampling the output. The results of testing two packages indicate that 7413 Schmitt triggers in a circuit of the type shown in Fig. 2 will provide performance similar to that provided by crosstied gates of the 7400 type.
The primary intent of this note is to challenge the belief still held by some logic designers that there is an electrical or logical circuit that will provide the synchronizer function, in a bounded time, with probability zero of a failure to synchronize. There are, of course, ways to improve synchronizer performance, but guaranteed resolution in a finite time is not possible. There are circuits that provide a zero failure rate in an unbounded time, but with a short average propagation time, for use in speed-independent, delay-insensitive asynchronous designs [4] - [6] . For clocked systems, a synchronizer design that uses a high-speed tunnel diode as the decision element in an ECL system has been reported to provide very good reliability with only an 11 ns propagation delay [6] .
In closing, there is a great deal of theoretical and experimental evidence that a region of anothalous behavior exists for every device that has two stable states. The maturity of this topic is now such that papers making contrary claims without theoretical or experimental support should not be accepted for publication. [2] for defeating synchronizer or interlock maloperation should provide some much needed publicity for the nature and possible effects of synchronizer metastability. Hopefully, the discussion will discourage further attempts to eliminate this unavoidable characteristic.
It. seems that the classes of action possible to mitigate such maloperation are twofold.
1) Design the hardware to reduce the probability of metastability, as in [3] or [4] .
2) Design the software to minimize the ill effects of an occasional maloperation. Apparently there are systems which crash or suffer other major disturbances when the unavoidable occurs [5] . What is required is in effect an error-correcting arrangement embracing the synchronizer and the separately clocked subsystems which are to communicate through it.
Obviously the situation needs understanding by a much wider circle in the computing fraternity than the small proportion of engineers who have been concerned so far.
